module dff(clk, clr, ce, d, q);

input   clk, clr, ce, d;

output  q;

reg     q;



always@(posedge clk or posedge clr)

begin
   
  if(clr) q<=0;
   
  else if (ce) q<=d;

end
    


endmodule