**CPE166 Advanced Logic Design**

**Lab 2 Report**

**Student Name:**

**Date:**

**California State University, Sacramento**

1. For Monday CPE166 lab students, submit your lab reports to cpe20201@gmail.com,

Lab instructor: Dhwanit Arunkumar Juneja
2. For Tuesday CPE166 lab students, submit your lab reports to cpe2020tue@gmail.com

Lab instructor: Jonghee Sang

1. For Thursday CPE166 lab students, submit your lab reports to cpe20204@gmail.com

Lab instructor: Harped Sidhu

**TABLE OF CONTENTS**

**Section Page**

Title Page ………………………………………………………………….............................. 1

Table of Contents …………………………………………………………………………… 2

1. Introduction …………………………….................... 3

2. 8-bit Carry Select Adder - Project 1 …………………………………………. 3

 2.1 8-bit Carry Select Adder Schematic and Design Purpose …………………….................... 3

 2.2 Design Experiments …………………………………………………………………… 4

 2.2.1 Half Adder Source Code, Testbench, Simulation Waveform and Result Discussion … 4

 2.2.3 Full Adder Source Code, Testbench, Simulation Waveform and Result Discussion …. 5

 2.2.5 8-Bit Carry Select Adder Code and Testbench ……………………………................... 6

 2.2.6 8-Bit Carry Select Adder Simulation Waveform and Result Discussion ………………6

3. 4 by 4 Binary Sequential Multiplier – Project 2 …………………………………...……….7

 3.1 4 by 4 Binary Sequential Multiplier Project Schematic and Design Purpose………………. 7

 3.2 Register MA Source Code, Testbench, Simulation Waveform and Result Discussion ……..8

 3.3 Register MB Source Code, Testbench, Simulation Waveform and Result Discussion ……. 9

 3.4 MUXB Source Code, Testbench, Simulation Waveform and Discussion …………………. 10

 3.5 ADDER Source Code,Testbench, Simulation Waveform and Discussion…………………. 11

 3.6 Register PROD Source Code,Testbench, Simulation Waveform and Discussion………….. 12

 3.7 Multiplier Data Path Design, Testbench, Simulation Waveform and Discussion …………..13

 3.8 Finite State Machine State Diagram …………………………………....…………………. 14

 3.9 Finite State Machine Design Code, Testbench,

 Simulation Waveform and Result Discussion ……………………………………………. 14

 3.10 Top Level Design of 4 By 4 Binary Sequential Multiplier Source Code and Testbench …. 15

 3.11 Top Level Design Simulation Waveform and Result Discussion ……………………....... 16

 3.12. FPGA User Design Constraints and

 Picture of Implementation Result on FPGA Board ……………………………………...17

4. Multiplexed Character Display - Project 3 ………………………………………………….18

 4.1 Design Purpose …………………………………………………………………… 18

 4.2 Design Code …………………………………………………………………….18

 4.3 FPGA User Design Constraints …………………………………………………………….19

 4.4 Picture of Implementation Result on FPGA Board and Result Discussion …………………20

5. Conclusion …………………………………………………..............................21

**Lab Report Evaluation**

Lab Instructor Name: \_\_\_\_\_\_\_ Date: \_\_\_\_\_\_\_\_\_\_\_\_\_

Student Name: \_\_\_\_\_\_\_\_\_\_\_\_\_ Final Lab 2 Grade: \_\_\_\_\_\_\_\_\_\_\_\_\_

Evaluate each component based upon the following criteria.

Your final lab grade = 100 –( total of grade deduction ).

**If more than 100 points are deducted, your lab grade will be 0.**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  | **Poor** | **OK** | **Weight** | **Grade Deduction** |
| Title Page , Table of Contents | [ ]  Missing or not Following Guideline | [ ]  Fully Following Guidelines  | 2 |  |
| Spelling and Grammar | [ ]  Many Errors | [ ]  Minor or  No Errors | 6 |  |
| Introduction | [ ]  Many Errors[ ]  No Introduction | [ ]  Minor or  No Errors | 3 |  |
| Conclusion | [ ]  Many Errors[ ]  Missing  Conclusion | [ ]  Minor or  No Errors | 3 |  |
| Note:Each spelling or grammar error will result in a deduction of 1 point.The lab instructor needs to list the page numbers and paragraph numbers below to indicate the source of spelling and grammar errors, and copy the source of the errors.1. Page #, Paragraph #, Error Source: “ …………..”
2. Page #, Paragraph #, Error Source: “ …………..”
3. Page #, Paragraph #, Error Source: “ …………..”
4. Page #, Paragraph #, Error Source: “ …………..”
5. Page #, Paragraph #, Error Source: “ …………..”
6. Page #, Paragraph #, Error Source: “ …………..”

If there are more than 6 errors listed above, the lab instructor will select the "poor" button above and stop checking for any other spelling and grammar errors in the report, then fill out the deduction point as 6.If there are only 5 or fewer spelling or grammar errors, the lab instructor will copy the error sources and list them above, then select the button listed above as "OK" and fill out the score deductions above.Missing "Introduction" section in the report will result in a 3-point deduction.Missing "Conclusion" section in the report will result in a 3-point deduction. |
| Project 1 : 8-bit Carry Select Adder | Project 1 Demo    | Project 1 Report | Weight | Deduction |
|  | [ ]  No Demo [ ]  Demo On Time [ ]  Demo Late By \_\_\_\_\_weeks | [ ]  No Report [ ]  Report On  Time [ ]  Report Late By \_\_\_\_weeks | 33 |  |
| Note:Demo late by 1 week: 3-point deduction.Report late by 1 week: 5-point deduction.If you request lab demo later than lab2 report submission deadline, the lab instructor will not check your lab demo and mark “No Demo” above. If you delay the submission of the lab2 report for more than 2 weeks, your report will not be accepted and the lab instructor will mark "No Report" above it.If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 33-point deduction above. |
| Project 1 Report Errors:1. Code Errors:

Page # , Module Name #, Error Source: “……………”Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_.1. Simulation Waveform Errors:

Page # , Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_.1. Missing Simulation Waveform
2. Missing Result Discussion of Simulation Waveform
3. Missing Code 1
4. Missing Code 2, etc.
5. Missing Testbench 1
6. Missing Testbench 2, etc.

Each of the above errors will result in a 3-point deduction.If the deduction is less than 33 points, the lab instructor will list all errors and fill out deduction points in this worksheet.If more than 33 deduction points are listed above, the lab instructor will stop checking for more project1 report errors and fill out the deduction points as 33. |
| Project 2 : 4 by 4 Binary Sequential Multiplier  | Project 2 Demo    | Project 2 Report | Weight | Deduction |
|  | [ ]  No Demo [ ]  Demo On Time [ ]  Demo Late By \_\_\_\_\_weeks | [ ]  No Report [ ]  Report On  Time [ ]  Report Late By \_\_\_\_weeks | 34 |  |
| Note:Demo late by 1 week: 3-point deduction.Report late by 1 week: 5-point deduction.If you request to show lab demo later than lab2 report submission deadline, the lab instructor will not check your lab demo and mark “No Demo” above. If you submit lab 2 report later than 2 weeks, your report will not be accepted and the lab instructor will mark “No Report” above.If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 34-point deduction above. |
| Project 2 Report Errors:1. Code Errors: Page # , Module Name #, Error Source: “……………”

Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_1. Simulation Waveform Errors:

Page # , Reason of Errors: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_1. Missing Simulation Waveform
2. Missing Result Discussion of Simulation Waveform
3. Missing FPGA Constraint File
4. Error in the FPGA Constraint File
5. Missing Picture of Implementation Result on FPGA Board
6. Missing Code:
7. Missing Testbench:
8. Missing finite state machine state diagram

Each of the above errors will result in a 3-point deduction.If the deduction is less than 34 points, the lab instructor will list all errors and mark deduction points in this worksheet.If more than 34 deduction points are listed above, the lab instructor will stop checking for more project2 report errors and fill out the deduction points as 34. |
| Project 3 : Multiplexed Character Display  | Project 3 Demo    | Project 3 Report | Weight | Deduction |
|  | [ ]  No Demo [ ]  Demo On Time [ ]  Demo Late By \_\_\_\_\_weeks | [ ]  No Report [ ]  Report On  Time [ ]  Report Late By \_\_\_\_weeks | 33 |  |
| Note:Demo late by 1 week: 3-point deduction.Report late by 1 week: 5-point deduction.If you request lab demo later than lab2 report submission deadline week, the lab instructor will not check your lab demo and mark “No Demo” above. If you submit lab report later than 2 weeks, your report will not be accepted and the lab instructor will mark “No Report” above.If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 33-point deduction above. |
| Project 3 Report Errors:1. Code Errors:

Page # , Module Name #, Error Source: “……………”Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_1. Missing FPGA Constraint File
2. Missing Picture of Implementation Result on FPGA Board
3. Error in the FPGA Constraint File

Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_Each of these errors results in a 3-point deduction.If design code is missing, the lab instructor will directly mark deduction points of 33 in this worksheet without checking for more errors.If the deduction is less than 33 points, the lab instructor will list all errors and mark deduction points in this worksheet.If more than 33 deduction points are listed above, the lab instructor will stop checking for more project3 report errors and fill out the deduction points as 33. |