**CPE166 Advanced Logic Design**

**Lab 3 Report**

**Student Name:**

**Date:**

**California State University, Sacramento**

1. For Monday CPE166 lab students, submit your lab reports to cpe20201@gmail.com,

Lab instructor: Dhwanit Arunkumar Juneja  
2. For Tuesday CPE166 lab students, submit your lab reports to cpe2020tue@gmail.com

Lab instructor: Jonghee Sang

1. For Thursday CPE166 lab students, submit your lab reports to cpe20204@gmail.com

Lab instructor: Harped Sidhu

**TABLE OF CONTENTS**

**Section Page**

Title Page ………………………………………………………………….............................. 1

Table of Contents …………………………………………………………………………… 2

1. Introduction …………………………….................... 3

2. 1MHz BCD Counter Design and Logic Analyzer - Project 1 ………………………………. 3

2.1 Project 1 Design Purpose …………………….................... 3

2.2 Design Experiments …………………………………………………………………… 4

2.2.1 Design Source Code …………………………………………………………………… 4

2.2.2 FPGA User Design Constraints ……………………………................... 5

2.2.3 Xilinx Integrated Logic Analyzer Simulation Waveform of clk2 and BCD Counter

Waveforms and Result Discussion ………………………………………………….. 5

3. Pseudorandom Number Generator and Hamming Code Display on LEDs– Project 2 ..……….6

3.1 Project 2 Design Purpose ……………. 6

3.2 LFSR Source Code, Testbench, Simulation Waveform and Result Discussion ……….……7

3.3 (7,4) Hamming Code Source Code, Testbench, Simulation Waveform

and Result Discussion ………………………………………………………………..……. 8

3.4 1Hz clock design and Picture of Implementation Result on FPGA Board .….……..…….. 9

3.5 Data Register Source Code, Testbench, Simulation Waveform and Result Discussion.…...10

3.6 Finite State Machine Source Code, Testbench, Simulation Waveform and Result Discussion

……………………………………………………. 11

3.7 Top Level Design, Testbench, Simulation Waveform and Result Discussion ………......... 12

3.8 FPGA User Design Constraints and

Picture of Implementation Result on FPGA Board ……………………………………...13

4. Calculator Design with Multiplexed Seven Segment Displays - Project 3(Extra Credit).……….14

4.1 Design Purpose …………………………………………………………………… 14

4.2 LFSR Design Code ……………………………………………………….……….……15

4.3 1Hz Clock Design Code………………………………………………………………..……. 15

4.4 Data Register Design Code ……………………………………………….….……..……. 15

4.5 Calculator Design Source Code, Testbench, Simulation Result and Discussion ……………16

4.6 Multiplexed Seven Segment Design …………………………………………………………17

4.7 Finite State Machine Source Code, Testbench, Simulation Waveform and Result Discussion

……………………………………………………. 18

4.8 Top Level Design Source Code and Testbench ……………………………………………. 19

4.9 Top Level Design Simulation Waveform and Result Discussion ……………………......... 20

4.10 FPGA User Design Constraints and

Picture of Implementation Result on FPGA Board ……………………………………...21

5. RAM Design and Logic Analyzer - Project 4…………………………………………………….22

5.1 Design Purpose …………………………………………………………………… 22

5.2 4 by 4 RAM Design Code, Testbench, Simulation Waveform and Result Discussion...……23

5.3 RAM Controller Design Code, Testbench, Simulation Waveform and Result Discussion….24

5.4 Top Level Design Code, Testbench, Simulation Waveform and Result Discussion ………..25

5.5 FPGA User Design Constraints …………………….……………………………………...26

5.6 Xilinx Integrated logic analyzer RAM Simulation Waveform Result and Discussion…….26

6. Conclusion …………………………………………………..........................27

**Lab Report Evaluation**

Lab Instructor Name: \_\_\_\_\_\_\_ Date: \_\_\_\_\_\_\_\_\_\_\_\_\_

Student Name: \_\_\_\_\_\_\_\_\_\_\_\_\_ Final Lab 3 Grade: \_\_\_\_\_\_\_\_\_\_\_\_\_

Evaluate each component based upon the following criteria.

Your final lab grade = 100 –( total of grade deduction ).

**If more than 100 points are deducted, your lab grade will be 0.**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | **Poor** | | **OK** | | **Weight** | | **Grade Deduction** | |
| Title Page , Table of Contents | Missing or not Following Guideline | | Fully Following  Guidelines | | 2 | |  | |
| Spelling and Grammar | Many Errors | | Minor or  No Errors | | 6 | |  | |
| Introduction | Many Errors  No Introduction | | Minor or  No Errors | | 3 | |  | |
| Conclusion | Many Errors  Missing  Conclusion | | Minor or  No Errors | | 3 | |  | |
| Note:  Each spelling or grammar error will result in a deduction of 1 point.  The lab instructor needs to list the page numbers and paragraph numbers below to indicate the source of spelling and grammar errors, and copy the source of the errors.   1. Page #, Paragraph #, Error Source: “ …………..” 2. Page #, Paragraph #, Error Source: “ …………..” 3. Page #, Paragraph #, Error Source: “ …………..” 4. Page #, Paragraph #, Error Source: “ …………..” 5. Page #, Paragraph #, Error Source: “ …………..” 6. Page #, Paragraph #, Error Source: “ …………..”   If there are more than 6 errors listed above, the lab instructor will select the "poor" button above and stop checking for any other spelling and grammar errors in the report, then fill out the deduction point as 6.  If there are only 5 or fewer spelling or grammar errors, the lab instructor will copy the error sources and list them above, then select the button listed above as "OK" and fill out the score deductions above.  Missing "Introduction" section in the report will result in a 3-point deduction.  Missing "Conclusion" section in the report will result in a 3-point deduction. | | | | | | | | |
| Project 1 :  1MHz BCD Counter Design and Logic Analyzer | Project 1 Demo | | Project 1 Report | | Weight | | Deduction | |
|  | No Demo    Demo On Time    Demo Late  By \_\_\_\_\_weeks | | No Report    Report On  Time    Report Late  By \_\_\_\_weeks | | 33 | |  | |
| Note:  Demo late by 1 week: 3-point deduction.  Report late by 1 week: 5-point deduction.  If you request lab demo later than lab3 report submission deadline, the lab instructor will not check your lab demo and mark “No Demo” above.  If you delay the submission of the lab3 report for more than 2 weeks, your report will not be accepted and the lab instructor will mark "No Report" above it.  If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 33-point deduction above. | | | | | | | | |
| Project 1 Report Errors:   1. Code Errors:   Page # , Module Name #, Error Source: “……………”  Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_.   1. Logic Analyzer Waveform Errors:   Page # , Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_.   1. Missing Logic Analyzer Simulation Waveform 2. Missing Result Discussion of Simulation Waveform 3. Missing Code 1 4. Missing Code 2, etc. 5. Missing FPGA Constraint File 6. Error in the FPGA Constraint File   Each of the above errors will result in a 3-point deduction.  If all design codes are missing, the lab instructor will directly mark deduction points of 33 in this worksheet without checking for more errors.  If the deduction is less than 33 points, the lab instructor will list all errors and fill out deduction points in this worksheet.  If more than 33 deduction points are listed above, the lab instructor will stop checking for more project 1 report errors and fill out the deduction points as 33. | | | | | | | | |
| Project 2 :  Pseudorandom Number Generator and Hamming Code Display on LEDs | Project 2 Demo | | Project 2 Report | | Weight | | Deduction | |
|  | No Demo    Demo On Time    Demo Late  By \_\_\_\_\_weeks | | No Report    Report On  Time    Report Late  By \_\_\_\_weeks | | 33 | |  | |
| Note:  Demo late by 1 week: 3-point deduction.  Report late by 1 week: 5-point deduction.  If you request to show lab demo later than lab3 report submission deadline, the lab instructor will not check your lab demo and mark “No Demo” above.  If you submit lab3 report later than 2 weeks, your report will not be accepted and the lab instructor will mark “No Report” above.  If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 33-point deduction above. | | | | | | | | |
| Project 2 Report Errors:   1. Code Errors: Page # , Module Name #, Error Source: “……………”   Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Simulation Waveform Errors:   Page # , Reason of Errors: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Missing Simulation Waveform 2. Missing Result Discussion of Simulation Waveform 3. Missing FPGA Constraint File 4. Error in the FPGA Constraint File 5. Missing Picture of Implementation Result on FPGA Board 6. Missing Code: 7. Missing Testbench:   Each of the above errors will result in a 3-point deduction.  If all design codes are missing, the lab instructor will directly mark deduction points of 33 in this worksheet without checking for more errors.  If the deduction is less than 33 points, the lab instructor will list all errors and mark deduction points in this worksheet.  If more than 33 deduction points are listed above, the lab instructor will stop checking for more project2 report errors and fill out the deduction points as 33. | | | | | | | | |
| Project 3 :  Calculator Design with Multiplexed Seven Segment Displays | Project 3 Demo | | Project 3 Report | | Weight  (Extra Credit) | | Deduction | |
|  | No Demo    Demo On Time    Demo Late  By \_\_\_\_\_weeks | | No Report    Report On  Time    Report Late  By \_\_\_\_weeks | | 25 | |  | |
| Note:  Demo late by 1 week: 3-point deduction.  Report late by 1 week: 5-point deduction.  If you request lab demo later than lab3 report submission deadline week, the lab instructor will not check your lab demo and also mark “No Demo” above.  If you submit lab report later than 2 weeks, your report won’t be accepted and the lab instructor will mark “No Report” above.  If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 25-point deduction above. | | | | | | | | |
| Project 3 Report Errors:   1. Code Errors: Page # , Module Name #, Error Source: “……………”   Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Simulation Waveform Errors:   Page # , Reason of Errors: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Missing Simulation Waveform 2. Missing Result Discussion of Simulation Waveform 3. Missing FPGA Constraint File 4. Error in the FPGA Constraint File 5. Missing Picture of Implementation Result on FPGA Board 6. Missing Code: 7. Missing Testbench:   Each of above errors results in a 3-point deduction.  If all design codes are missing, the lab instructor will directly mark deduction points of 25 in this worksheet without checking for more errors.  If the deduction is less than 25 points, the lab instructor will list all errors and mark deduction points in this worksheet.  If more than 25 deduction points are listed above, the lab instructor will stop checking for more project 3 report errors and fill out the deduction points as 25. | | | | | | | | |
| Project 4 :  RAM Design and Logic Analyzer | | Project 4 Demo | | Project 4 Report | | Weight | | Deduction |
|  | | No Demo    Demo On Time    Demo Late  By \_\_\_\_\_weeks | | No Report    Report On  Time    Report Late  By \_\_\_\_weeks | | 34 | |  |
| Note:  Demo late by 1 week: 3-point deduction.  Report late by 1 week: 5-point deduction.  If you request to show lab demo later than lab3 report submission deadline, the lab instructor will not check your lab demo and mark “No Demo” above.  If you submit lab3 report later than 2 weeks, your report will not be accepted and the lab instructor will mark “No Report” above.  If the lab instructor marks “No Demo” or “No Report” above, the lab instructor will neglect your lab report, and mark 34-point deduction above. | | | | | | | | |
| Project 4 Report Errors:   1. Code Errors:   Page # , Module Name #, Error Source: “……………”  Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Simulation Waveform Errors:   Page # , Reason of Errors: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Missing FPGA Constraint File 2. Missing FPGA implementation on the FPGA board picture 3. Error in the FPGA Constraint File   Reason of Error: \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_   1. Missing code: 2. Missing testbench: 3. Missing Result Discussion of Simulation Waveform   Each of these errors results in a 3-point deduction.  If all design codes are missing, the lab instructor will directly mark deduction points of 34 in this worksheet without checking for more errors.  If the deduction is less than 34 points, the lab instructor will list all errors and mark deduction points in this worksheet.  If more than 34 deduction points are listed above, the lab instructor will stop checking for more project 3 report errors and fill out the deduction points as 34. | | | | | | | | |

The lab 2 grade = 125 – (Total subtraction points listed on the above table).