Syllabus   


Final Exam Schedule inside your classroom:
CPE 186: 12/9/2019, Monday 8 am - 10:00 am


Lecture Notes:

Introduction    |   c1: Architectural Perspective   |  

c2: Architecture Overview    |  

c4: Packet Based Transactions (P1)   |   c4: Packet Based Transactions (P2)   |  

32-bit LCRC   |   General CRC   |   ( 2 )   |   CRC for DLLP    |  

c5: ACK/NAK Protocol (P1)   |   (P2)   |   (P3)   |  

*************************
Week 5: Sep. 23 ~ Sep.27
Week 5: Midterm 1 Review
*************************
c3: Address Spaces & Transaction Routing    |  

Extra:   demo.v & demo_tb.v, displayed results, reading
More:    cir.v & cir_tb.v

c6: QoS/TCs/VCs and Arbitration   |   midterm 1

c7: Flow Control   |   c8: Transaction Ordering|  

c8: Transaction Ordering (Part 2)   |   c10: Error Detection & Handling (Part 1)   |   (Part 2)   |   (Part 3)   |  

*************************
Week 10: Oct. 28 ~ Nov.1
Week 10: Midterm 2 Review
*************************
c9: Interrupts   |  

Handout: EMC, Cabling, Shielding, Grounding, Digital Circuit Noise and Layout   |  

c11: Physical Layer Logic   |